Interface state generation and threshold voltage degradation for various channel length devices stressed at different drain bias has been studied. It is found that NBTI effect decreases at Low drain bias due to decrease in effective gate bias near the drain edge. The subsequent increase in degradation at higher drain stress bias is due to non-uniform generation of interface states and subsequent diffusion of generated hydrogen species along the length of the channel. This effect is more pronounced for short channel devices stressed at high temperatures and high drain bias.
INTRODUCTION
PMOS transistor degradation due to NBTI is an important reliability issue. PMOS NBTI depends primarily on the transverse electric field across oxide and presence of holes at the interface. The normal methodology to observe NBTI degradation is to stress comparatively longer channel length devices under high temperatures and gate bias stress, as NBTI effect is known to not scale with the technology. Many circuit applications however require transistors to operate at high drain bias in addition to a high gate bias. The drain bias could enhance or degrade the circuit lifetime as calculated with only the gate bias dependence NBTI degradation studies. Therefore it is critically important to understand the effect of drain bias on NBTI degradation mechanism. It is generally being reported that for sufficiently small channel length transistors the degradation occurs because of both NBTl and Channel Hot Carrier (CHC) [1, 2] . In this paper, we have demonstrated using channel engineering that even at sufficiently high temperatures and drain voltages, NBTI is still the dominant MOSFET degradation mechanism. Besides, channel length scaling results in higher NBTI degradation at high drain biases, due to the lateral diffusion o f hydrogen along the gate oxide length,
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DEVICE FABRlCATiON
The devices studied in this work are p-channel Conventional and Single Pocket (SP) MOSFETs fabricated on the same wafer using bulk CMOS technoIogy. The channel implant (Arsenic) for conventional devices was carried out before the gate oxidation, while for the SP devices a channel implantation (at 15' tilt angle) was done from source side after gate stack formation. Gate oxide (3.Xnm) was grown in dry 0 2 followed by in-situ NlO anneal. Shallow SDE regions were formed using 3 F z implantation.
EXPERIMENTAL DETAILS
The experiments are performed on P+-gate pMOSFET's with various drawn channel lcngths (0.16pm -0.5pm) and W=20pm.
NBTI stress is applied to the devices with negative gate bias (V,,$,,,) The observed slopes of AV,,, with stress time (-0.20-0.25) can be explained by diffusion-controlled electrochemical process [3] . The time exponential slope does not vary significantly with various stress drain biases, but the threshold voltage degradation magnitude initially decreases and subsequently increases with increase in magnitude of drain stress voltage. The maximum applied drain bias (lV&mhl) is j4V1, which is less than 1Vg,5wu-Vlh14.1V. The observed substrate current (Im,,) during stress is in the range of lOpA to 0.5nA for various applied drain biases at a gate bias of 43'. The interface state degradation (AN,,) for conventional 0.20pm pMOSFETs at two different temperatures are shown in figure 2. It is observed that for high gate bias stress, Nit degradation curves match the universally explained R-D limited NBTI degradation. It is also observed that interface state degradation at high drain bias is dependent on temperature, with ANii being higher for devices stressed at higher temperature. This is contrary to the observed behavior with channel hot carrier stressed devices (high Vd,sms, and Vg.ercss=Vp@Isub.max)t wherein a negative temperature coefficient for degradation is observe4 as shown in figure: 2. The choice of CHC degradation at Isub,max is further justified as it had been reported that in 0.25 micron and below channel length devices, interface state generation mechanism remains the dominant device degradation mechanism for deep submicron pMOSFETs [4J. It had been reported that positive oxide charge buildup occurs as gate bias approaches the drain bias [5] , while the maximum interface state generation takes place at the &,,.ub.mnr condition, with a time dependent exponent of 0.45-0.50. The interface trap generation with the Tsubmx condition is quantitatively lower compared to the ANiL observed in pMOSFETs, stressed at high gate bias and various drain bias voltages, as shown in figure 2. The supposedly CHC enhanced NBTT degradation behavior for small channel lengths is further studied by observing the NBTI and CHC degradation behavior for conventional and single pocket (SP) MOSFET devices at different gate and drain bias voltages. The SP devices were designed by removing the pocket at the drain end, which results in a redistribution of lateral electric field in the channel, leading to a more uniform lateral electric field profile in the channel region. It had been widely reported that the peak lateral electric field near the drain end is significantly lower for the SP devices as compared to the conventional devices [6, 7] . This results in a reduced CHC degradation for SP devices compared to the conventional devices [6] .
Time (sec) I,~=maximum, the applied gate bias are -1.3V for conventional and -1.15V for SP 0.25pm pMOSFET. The SP devices show lesser threshold voltage degradation compared to conventional devices. AVlh degradation at high gate bias and various drain biases is also plotted for comparison. Quantitatively, the threshold voltage degradation is higher for high gate bias stressed devices (NBTI stress) compared to devices stressed at high drain bias and condition (CHC stress). The time exponents of degradation are 0.50 for devices stressed under CHC conditions, while time exponents are 0.22-0.26 for devices stressed at high gate and drain bias.
Distance alona the channel lum) suggests that interface state generation and subsequent threshold voltage degradation due to hot holes would be more pronounced for CHC stressed pMOSFETs as compared to the devices stressed under NBTI conditions, in the presence of a high drain bias. Figure 4 (left axes) shows a decrease in oxide field (Eox) along the channel with increase in drain bias, which would result in a decrease in NBTI degradation along the channel with increase in drain bias. This should resuft in an overall decrease in ANtl with increase in drain stress bias (since ANll is dependent on Eox). However, as shown in Hence, E,, dependence alone would not explain the observed tumaround of threshold voltage degradation and interface state generation. Further, the interface state generation for 0.2Spm conventional and SP devices stressed at similar stress conditions results in an almost identical degradation ( figure 5 right axis) , though the contribution from the CHC is different for these two types of devices. The interface state generation is also observed to give 0.20-0.25 time exponentials for higher (broken line) is characterized at a source bias =1V, and a gate bias -0.W. The two measurements are taken on two different devices stressed at same stress conditions with Vp,,=-4.5V for NBTT stress and Vs,rlres,=V~@Iruh,marr for CHC marked saturation current measurements. For the high drain and high gate bias stressed devices, it is observed that ID.-, shows higher degradation compared to ISaa,, while it is the other way round for CHC stressed devices. The degradation behaviour suggests that there is higher degradation near the drain end for CHC stressed devices (this is well documented [ 5 ] ) resulting in higher percentage change in ATS,~,. The higher percentage change in AID,ra, compared to for NBTl stress (in the presence of VI,slms) suggests that there is relatively higher damage near the source edge. Figure 7 shows the gate length with Si-and form Si-H passivation. It had been modeled that magnitude of Ni, is equal to the number of released hydrogen atoms at any given instant of time. The released hydrogen species diffuse towards the gate poly-Si from Si/SiOz interface during stress. Nil =(C,,/q)*V,)) generation, modeled from the modified equation 1, accounting for the non-uniform gate field, shows a non-unifom Ni, generation along the channei length with higher Nil at the source side, compared to the drain end. If Vg,s,ress and Vd,arcss are kept constant with the channel length scaling, one can see from Fig. 8 that the variation of Nil generation and consequently hydrogen species variation gradient along the channel length is higher for scaled channel length devices. This will result in diffusion of generated hydrogen species in oxide along the channel length from source to drain in addition to the diffusion along the gate oxide thickness. This would result in higher Ni, generation near the source side, at high drain stress biases, compared to N,, generation near the source end at Vdsucss=O, This is schematically shown in figure 9 . The above explanation assumes that the generated hydrogen species are neutral.
Distance along channel (pm) Fig. 8 N;, proportional to exp(PV,-E,kT) is nonuniform along the channel, resulting in a non-uniform hydrogen species generation along the channel Distance along the channel (um ) Fig. 9 2-Dimentional hydrogen species diffusion due to non-uniform "H" generation along the channel in oxide 
.( 5)
Where "8' is the interface thickness. Where constants A, p and q are fitting parameters. Figure 12 shows the experimental data (symbols) and calculated data (sofid line) using model equation 6. It explains the initial decrease of interface state generation with increase in drain bias, and subsequent decrease in N,, generation after experimentally determined Vd,,urnaround voltage. The turnaround voltage would be different for different stress conditions.
CONCLUSION
A drain bias enhanced NBTI degradation mechanism is proposed, which explains the observed turn around behavior in the NBTI degradation for increasing drain stress voltages. While CHC enhanced degradation may be observed for relatively longer channel length devices, the drain bias enhanced NBTI degradation mechanism is more prominent for small channel length devices. The drain bias enhanced NBTT degradation would result in non-uniform degradation along the channel, with a higher interface state generation towards the source end. We propose a semi-empirical model, which matches the experimental data very well.
